Journal article
International Symposium on Circuits and Systems, 2017
Research Fellow
+44 (0) 7950676030
School of Engineering
1.24D Murchison House, King's Buildings Campus, Edinburgh, EH9 3BF, UK
APA
Click to copy
Agwa, S. O., Yahya, E., & Ismail, Y. (2017). Power efficient AES core for IoT constrained devices implemented in 130nm CMOS. International Symposium on Circuits and Systems.
Chicago/Turabian
Click to copy
Agwa, Shady O., Eslam Yahya, and Y. Ismail. “Power Efficient AES Core for IoT Constrained Devices Implemented in 130nm CMOS.” International Symposium on Circuits and Systems (2017).
MLA
Click to copy
Agwa, Shady O., et al. “Power Efficient AES Core for IoT Constrained Devices Implemented in 130nm CMOS.” International Symposium on Circuits and Systems, 2017.
BibTeX Click to copy
@article{shady2017a,
title = {Power efficient AES core for IoT constrained devices implemented in 130nm CMOS},
year = {2017},
journal = {International Symposium on Circuits and Systems},
author = {Agwa, Shady O. and Yahya, Eslam and Ismail, Y.}
}